

HIGH SPEED HARDWARE DEVELOPMENT FOR FDMA/TDM SYSTEM

S. C. Kwatra, M. M. Jamali
Department of Electrical Engineering
The University of Toledo
Toledo, Ohio 43606

Abstract

In satellite communications systems incorporating small earth stations, the application of multiple-access techniques of single channel per carrier/frequency division multiple access (SCPC/FDMA) in the uplink, on-board switching and time division multiplexing (TDM) in the downlink is significantly effective in improving satellite transponder utilization and reducing the required effective isotropic radiated power (EIRP) in both the earth stations and the satellite. A conceptual block diagram of the multicarrier demodulator is shown in Figure 1.

For FDMA/TDM conversion, the uniformly spaced FDMA channels have to be separated which can be accomplished with a transmultiplexor. After separating these channels, they are demodulated using a QPSK demodulator. The transmultiplexor is implemented with the aid of a commutator, bank of polyphase filters and discrete Fourier transform (DFT) implemented via FFT.

Development and advances in the area of VLSI and digital systems can be exploited for the development of a transmultiplexor and QPSK demodulator. Goals for designing the architecture for the transmultiplexor and QPSK demodulator are that the system should meet real time signal processing requirements of the future satellite systems and should consume very small amount of power. In this work we design the architecture of this transmultiplexor and the demodulator by pipelining all the modules namely commutator, filter bank FFT and the internal modules of the QPSK. The architecture is designed for the case of 800 channels each having a bandwidth of 45 KHz and a bit rate of 64 Kb/s. In this case each module will have $(1/45 \text{ KHz} = 22.22 \text{ micro seconds})$ 22.22 micro seconds to complete computation.

This research is partly supported by NASA grant NAG3-799 and NAG3-865.

A uniform channel filter bank consists of a polyphase filter bank, phase shifter, DFT block and multiplication by a constant. This uniform filter bank is shown in Figure 2. The polyphase filter bank will require 800 9 tap FIR filters and a 1024 point FFT operation.




Figure :1 SYSTEM FOR FDMA/TDM CONEVRSION




Figure 2: Uniform Channel Filter Bank

Filter banks can be implemented using 800 different 9 tap FIR filters. The amount of required hardware will be prohibitive for our application because of size and power requirements. A multiplexed 9 tap FIR filter architecture has been designed which will meet the speed requirements. This structure utilizes RAM's to store data and tree structure for multiplication and add operations as shown in Figure 3.




Figure 3: Shared Filter Architecture

In order to meet the speed requirements of this system, a pipelined FFT structure has been designed. This structure has 10 stages with dual memories in between the stages. It is capable of performing 1024 point complex FFT in 22.22 microseconds which is the pipeline speed of this system. The structure is shown in Figure 4.




Figure 4: FFT Pipeline Processor

A FFT multiplexed butterfly arithmetic element has also been designed and is shown in Figure 5. The data flow through this arithmetic element moves according to specified pipeline speed. This element also performs parallel arithmetic operations.




Figure 5: FFT Muxed Butterfly Arithmetic Element (MAE)

A TDMA frame consists of guard bits, preamble, unique word and data bits. The demodulator has to process the preamble, unique word and data bits to recover the message. A block diagram of a QPSK demodulator is shown in Figure 6.





Figure 6: QPSK Demodulator

Preamble processing involves the carrier acquisition and timing acquisition modules. A tree structure based module has been designed for the preamble processing which computes the carrier phase and symbol timing. The hardware structures for various demodulator modules are shown in Figures 7 to 11.



Initial block of the preamble

The input to the subtractor units are the sample values.

Figure 7






Figure 8: Preamble Module Units



I_{2n-1}, Q_{2n-1} are odd numbered samples from the coherent demodulator
 $A_n, A_{n-1}, B_n, B_{n-1}$ are the bit decision outputs
 S_n is the output from the module which is used by the sampling clock

Figure 9: Symbol Timing Tracking Module




A_n, B_n are outputs of bit-decision module

K_{ITs}, K_{2Ts} are the gain values of the loop

X_{2n}, Y_{2n} are even samples output from the coherent demodulator

Figure 10. Carrier Tracking Module



I_k, Q_k are the outputs from the interpolator

Phase estimate is the output from the carrier tracking

The output samples are used by the bit decision, timing tracking & carrier tracking.

Even numbered samples are used by the bit-decision & carrier tracking ; odd numbered by the timing tracking.

Figure 11: Coherent Demodulator

REFERENCES

- 1) S.C. Kwatra, R. Bexten, "Analysis and design of a burst mode digital demodulator implemented using a digital signal processor," University of Toledo, Rep DTVI-22, Dec 1988.
- 2) S.J. Campanella, S. Sayegh, "Onboard multichannel demultiplexer/demodulator," NASA contract No. cr1801827, 1987
- 3) M. Morikura, K. Enamoto, S. Kato, "High speed onboard digital signal processing and LSI implementation," GLOBECOM 1988, Section 16, pp493-498.
- 4) B.W. Smith, H.J. Siegel, "Models for use in the design of macro-pipelined parallel processors," IEEE Journal on computer architecture, 1985, pp116-123.
- 5) F. Guibaly, B. McKinney, "A flexible pipeline architecture for digital signal processors," IEEE conference Communications, Computers, Signal processing, 1987, pp370-373.
- 6) S. Kato, K. Ohtani, T. Kohri, M. Morikura, M. Umehira, S. Kubota, "Onboard digital signal processing technologies for present and future SCPC systems," International Journal of Satellite Communications (IJSC), Vol 6, pp 289-300, 1988.
- 7) E.D. Re, R. Fantacci, "Alternatives for onboard digital multicarrier demodulation," IJSC, Vol 6, pp267-281, 1988.
- 8) A. Thanawala, "FDMA/TDM conversion for non contiguous channels," M.S Thesis, University of Toledo, 1989.
- 9) B.G. Evans, F.P. Coakley, "Multi Carrier Demodulators for OBP satellites," IJSC, Vol 6, pp243-251, 1988.
- 10) R. Crochiere, L. Rabiner, "Multirate signal processing," Prentice-Hall, 1983.
- 11) G. Perrota, G. Losquadro, "FDMA/TDM satellite communication systems for domestic/business services," Proceedings of International conference on digital satellite communication (ICDSC) -7, pp155-162, 1986.
- 12) N.R. Powell, "Signal processing with bit serial word parallel architectures," Proceedings SPIE "Real-Time signal processing" Vol 154, pp 98-104, Aug 28-29 1988.
- 13) G. Luikuo, "A 500 MOPS DSP chip set," Electronic Engineering supplement. pp 109-113, June 1988.